Abstract-This paper proposes a novel phase-shifted zerovoltage and zero-current-switching (ZVZCS) pulsewidth modulation full-bridge converter, which realizes ZVS for the leading leg and ZCS for the lagging leg. A blocking capacitor is added in series with the primary winding of the transformer to make the primary current decay to zero during zero state to ensure ZCS for the lagging leg. In order to prevent the primary current from reversing during zero state, two diodes in series with the lagging leg are added. The principle of operation, steady-state analysis, and design procedures are presented. The experimental results are also included to verify the theoretical analysis.
I. INTRODUCTION

I
N RECENT years, soft-switching pulsewidth modulation (PWM) full-bridge (FB) converters have attracted increased attention, and a number of topologies and modulation strategies have been proposed. Phase-shifted (PS) zero-voltage-switching (ZVS) PWM FB converters achieve ZVS for both the leading leg and the lagging leg with the use of the leakage inductor of the main transformer and the output capacitors of the power switches [1] , [2] . PS zero-voltage and zero-current-switching (ZVZCS) PWM FB converters achieve ZVS for the leading leg and ZCS for the lagging leg [3] - [7] . Chen and Stuart [8] and Masserant et al. [9] proposed two kinds of PWM FB converters, which achieve ZVS for one leg and ZCS for the other leg.
In order to reveal the relationship among the aforementioned soft-switching PWM FB converters and modulation strategies, [10] systematically proposed a family of PWM modulation strategies. It includes nine modulation strategies containing all the modulation strategies previously proposed. The nine modulation strategies can be classified into two categories depending on the turn-off sequence of the diagonal power switches. If the two power switches turn off at different time, FB converters can achieve PWM soft switching without adding any auxiliary power switch, thus introducing the concept of leading leg and lagging leg. The leading leg can only achieve ZVS, which is easily achieved. Depending on the operation mode of the zero state in the FB converter, the lagging leg The authors are with the Aero-Power Sci-tech Center, College of Automation Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, China (e-mail: ruanxb@nuaa.edu.cn).
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has two kinds of soft-switching mechanisms. If the zero state operates in current constant mode (CCM), the lagging leg can achieve ZVS; and if the zero state operates in current reset mode (CRM), the lagging leg can achieve ZCS. Therefore, soft-switching PWM FB converters can be classified into two types: ZVS and ZVZCS. ZVS PWM FB converters' zero state operates in CCM, and both the leading leg and the lagging leg achieve ZVS; ZVZCS PWM FB converters' zero state operates in CRM, and the leading leg achieves ZVS and the lagging leg achieves ZCS. Reference [10] also points out three kinds of modulation strategies suited for ZVS PWM FB converters and two kinds of modulation strategies suited for ZVZCS PWM FB converters. PS modulation strategy suits both types of soft-switching PWM FB converters. Concerning ZVZCS PWM FB converters, in order to achieve ZCS for the lagging leg, it is important to make the primary current decay to zero and then keep it at zero during the zero state. Section II proposes the current reset strategies, and then a novel ZVZCS PWM FB converter is derived. Section III analyzes the principle of operation of the novel converter, Section IV presents the theoretical analysis, Section V presents simplified design procedures and a design example, and Section VI gives the experimental results to verify the principle of operation of the novel converter.
II. DERIVATION OF A NOVEL ZVZCS PWM FB CONVERTER
A. Current Reset Strategies
In order to make the primary current decay to zero in zero state, a blocking voltage source can be inserted in series with the primary winding as shown in Fig. 1(a) . In zero state, if flows in the positive direction, the blocking voltage source is positive, as shown in Fig. 1(b) , and if flows in the negative direction, the blocking voltage source is negative, as shown in Fig. 1(c) . The blocking voltage source can be simply realized by a capacitor , named a blocking capacitor, as shown in Fig. 2(a) . When and conduct, charges , and when and conduct, discharges . During zero state, the voltage of keeps constant and resets , as shown in Fig. 2(b) .
B. Blocking the Reverse Flowing Path
During zero state, in order to achieve ZCS for the lagging leg, should be prevented from turning negative after it decays to zero. Therefore, the reverse path for should be blocked. As seen from Fig. 2(a In order to achieve ZVS for the leading leg, either or has been turned on during zero state, which makes it impossible to prevent from flowing in the reverse direction in the AO/AC segment.
In segment AB, the simplest way to block the reverse flowing path is to add a saturable inductor as shown in Fig. 3(a) [3] . During zero state, the saturable inductor behaves as a high-impedance device to prevent from flowing in the reverse direction. As in 1 or 1 state, it is saturated. In segment AB, there are additional four methods as shown in Fig. 3(b) -(e) [4] - [7] .
In segment BO/BC, we can add and in series with the lagging switches and , respectively, to make and conduct only in the positive direction. A novel ZVZCS PWM FB converter is thereby proposed, as shown in Fig. 3(f) .
C. Comparison of the ZVZCS PWM FB Converters
The converter in Fig. 3 (a) is very simple because only one saturable inductor is needed. However, the use of the saturable inductor results in two drawbacks. First, it causes a secondary duty cycle loss. In general, as the input voltage has a certain vari- ation range, should be designed according to to prevent from saturation during zero state, thus, the effective secondary duty cycle is reduced as decreases. The lower the , the larger the secondary duty cycle loss. Second, the saturable inductor causes high core loss since it saturates in both directions.
In Fig. 3(b) , the blocking capacitor is shifted to the secondary side and also an active switch is introduced, which cannot only reset the primary current, but also clamp the rectified voltage to depress the parasitic voltage oscillation. However, the converter requires an additional active switch and the associated control circuitry. In Fig. 3 (c)-(e), the blocking capacitor is also shifted to the secondary side, the primary current reset mechanisms of all three converters are similar. The energy stored in the blocking capacitor is delivered to the load during zero state. The converter in Fig. 3(c) is better than the other two in terms of simplicity. Furthermore, the peak secondary rectified voltage is inversely proportional to the duty cycle and lower than twice the reflected input voltage. For example, if duty cycle is 0.8, the peak recti-fied voltage is 1.2 times the reflected input voltage. However, this converter also has three drawbacks.
1) In zero state, the blocking capacitor has been fully discharged, so when the lagging leg turns on, the primary current has an excess high current spike due to charging of the blocking capacitor. The larger the blocking capacitor, the larger the current spike. 2) When the leading leg turns off, the rectified voltage ramps down. As it becomes lower than the blocking capacitor voltage, the blocking capacitor will supply the rectified output filter inductor current. Thus, only the energy stored in the leakage inductor (instead of the output filter inductor) to charge and discharge the paralleled capacitor of the leading leg. In general, the leakage inductor is too small to fully discharge the remaining charge of the paralleled capacitors of the leading leg, which may results in hard turn-on of the leading leg. 3) As the converter operates in zero state, the blocking capacitor not only needs to reset the primary current, but also provides the rectified output current. If the blocking capacitor is not sufficiently large, its energy will not be enough to reset the primary current. The novel converter in Fig. 3(f) only introduces two diodes and does not have the drawbacks mentioned above. When the leading leg turns on, there is no excess current spike because the blocking capacitor is in series with the load (including and ) instead of being in parallel with the load. During the switching interval of the leading leg, the output filter inductor is in series with the leakage inductor, the energy of the leakage inductor and the output filter inductor is used to achieve ZVS for the leading leg, so it is easy to realize ZVS. In zero state, the output current freewheels via two secondary rectifier diodes, and the voltage of the blocking capacitor is fully used to reset the primary current. As will be explained later, the lagging leg can achieve ZCS under any load condition. One drawback of this converter is that the primary-side conduction losses are slightly increased due to the series diodes. However, these increased losses are not very significant.
III. PRINCIPLE OF OPERATION
In this section, the principle of operation of the novel ZVZCS PWM FB converter is presented. Fig. 4 shows the key waveforms of the novel converter employing PS modulation strategy.
The following assumptions are made in this analysis: 1) all power devices and diodes are ideal; 2) all capacitors and inductors are ideal; 3) output filter inductor is large enough to be treated as a constant current source during a switching period; and 4) . During a switching period, there are ten switching modes, as described in the following. The equivalent circuits are shown in Fig. 5 . Fig. 5(a) ]: Prior to , and are conducting, and primary current charges the blocking capacitor .
1) Mode 0 [Prior to ] [
, where is output current, is the turns ratio of the transformer, is the voltage of at .
2) Mode 1 [ , ] [Fig. 5(b)]:
is turned off at , charges and discharges . is turned off with ZVS 
At , decays to zero, turns on naturally, and mode 1 ends. The time period for mode 1 is (4) At , the voltage of is (5)
3) Mode 2 [ ] [Fig. 5(c)]:
As is conducting, is turned on with ZVS. The delay time between and gate drive signals should be greater than the time period of mode 1, i.e.,
. During this interval, and conduct, .
is applied to and primary winding, which forces to decrease. Therefore, is not enough to provide the load current, and the secondary rectifier diodes and conduct simultaneously, which clamps both the primary and secondary voltage of the transformer at zero, so is fully applied to . Since is large enough to be treated as a constant voltage source during this mode, decays linearly At , decays to zero. The time period for mode 2 is (8)
4) Mode 3 [ ] [Fig. 5(d)]:
During mode 3, as the diode blocks the reverse path of , keeps at zero.
, and . Both rectifier diodes conduct and they share the load current equally.
5) Mode 4 [ ] [Fig. 5(e)]:
At , is turned off. As , there is no current flowing in , and is turned off with ZCS. After a very short delay, is turned on with ZCS because limits . As reflected primary current is lower than the load current, both secondary rectifier diodes conduct, which clamps both the primary and secondary voltage of transformer at zero, is applied on , linearly rises in the negative direction (9) At , rises to the reflected load current. The time interval of this mode is 
IV. THEORETICAL ANALYSIS
A. Peak Voltage of the Block Capacitor
In (8) 
B. Achieving ZVS for the Leading Leg
Clearly, from the above analysis, ZVS of the leading leg is realized by utilizing the energy of the output filter inductor. In general, the output filter inductor is large enough that ZVS can be achieved for the leading leg over a wide load range. 
C. Maximum Effective Duty Cycle
In order to achieve ZCS for the lagging leg, should decay to zero before the switching of the lagging leg.
can be derived from (8) and (14) (15) where is the effective duty cycle and is the switching period.
According to Fig. 6 , is determined by (16) where , and . ZCS is achieved during interval , which is determined by the turn-off characteristic of switching device, e.g., the minority carrier lifetime of the insulated gate bipolar transistors (IGBTs).
is the duty-cycle loss caused by the leakage inductor.
D. Achieving ZCS for the Lagging Leg
From (15), it can be seen that is independent of load current and is inversely proportional to ; if the condition (16) is satisfied, the lagging leg can achieve ZCS over the entire line and load range.
E. Voltage Stress of the Lagging Leg
During mode 3, , , and the lagging leg voltage is (17) (18) From the above two equations, it is shown that the maximum voltage of the lagging leg is and the negative voltage may be applied to the lagging leg. Therefore, series diodes are needed to prevent reverse breakdown.
F. Blocking Capacitor
The value of the blocking capacitor is based on two factors: 1) in order to increase , should be minimized according to (15) and (16) and 2) in order to reduce the voltage stress of the lagging leg and the series diodes, should be selected as large as possible. Therefore, there is a tradeoff in se-lecting the value. In general, is designed to keep the peak voltage of around 10% of , i.e., .
V. SIMPLIFIED DESIGN PROCEDURE AND EXAMPLE
This section illustrates a simplified design procedure and example. The design of this converter involves complex interactions between circuit parameters and operation condition, therefore, we should make some assumptions and approximations. (16) is satisfied, the lagging leg can achieve ZCS over the entire line and load ranges. 6 ) In order to achieve soft turn off for the leading leg, snubber capacitors are added in parallel with the switches. Based on the operation analysis in mode 1, is the time it takes for the snubber capacitor voltage to rise from zero to . In order to reduce the turn-off loss, is selected to be at full load. According to (4), nF
We choose nF. In order to ensure zero-voltage turn-on, the voltage of the paralleled capacitor of the on-going turn-on leading switch should decay to zero prior to turn-on of the leading switch. The delay time between the gate drive signals of the switches in the leading leg is selected as s. If the load current is below , the zero-voltage turn-on condition will be lost for the leading leg according to (4) . Therefore, can be calculated as (26) which represents 37% of the full-load current.
VI. EXPERIMENTAL RESULTS
Following the design guidelines outlined above, a 54-V/ 100-A rectifier was developed. The following parameters VdC; output current A; turns ratio of the transformer ; leakage inductor H; block capacitor uF; snubber capacitor nF; output inductor H; output capacitor F; power switches IGBT(VII50-12Q3); series diode DSEP2 31-03A; rectifier diode MEK95-06DA; and switching frequency kHz. Fig. 8 shows the experimental waveforms at full load. Fig. 8(a) shows the waveforms of and , which illustrates that when , the blocking capacitor voltage forces to decay to zero to achieve ZCS for the lagging leg. Compared with the PS ZVS PWM FB converter, the ZVZCS PWM FB converter has no idle current during zero state. This helps increase the efficiency. Fig. 8(b) shows that the waveforms of and the primary voltage of transformer .
is not square wave due to the existence of the blocking capacitor. However, the average value of is the same as that of the PS ZVS PWM FB converter. Fig. 8(c) shows the waveform of blocking capacitor voltage. Fig. 8(d) shows the waveforms of lagging leg's current and its gate drive signal, which illustrates that the lagging leg operates with ZCS, and Fig. 8(e) shows the waveforms of the leading leg's voltage and its gate drive signal, which illustrates that the leading leg operates with ZVS. Fig. 8(f) shows the waveforms of the voltage of leading leg and lagging leg; the peak-peak voltage stress across the lagging leg is . There is a negative voltage applied on the lagging switches, the series diodes and block the reverse breakdown of the lagging switches. Fig. 9 gives the overall conversion efficiency at 380-Vac input voltage (which is rectified and filtered to the dc voltage Vdc). The efficiency is 93.8% at full load. If the PS ZVS PWM FB converter is employed, the efficiency is 92% at full load. The higher efficiency is achieved because there is no idle current and there is no conduction loss in the power switches and transformer during zero state in the PS ZVZCS PWM FB converter.
VII. CONCLUSION
This paper has proposed a novel ZVZCS PWM FB converter which employs two additional diodes in series with the lagging leg. The leading leg can achieve ZVS over a wide load range, and the lagging leg can achieve ZCS over the entire line and load ranges. The principle of operation, steady-state analysis, and simplified design procedures were presented, and the experimental results were also included.
